

1 1. A linear ramp generation circuit operating in a recovery mode, a ramp mode, or a hold  
2 mode, said circuit comprising:

3 an output node;

4 a first input node coupled to an externally provided first input signal;

5 a second input node coupled to an externally provided second input signal;

6 a constant current source network;

7 a capacitor having a first node and a second node, the first node being maintained at a  
8 circuit reference level, the second node being coupled to the output node at least  
9 during the hold mode of operation;

10 a return charge network for returning a voltage on the capacitor to a baseline level during  
11 the recovery mode;

12 a first switch means responsive to the first input signal for connecting the second node of  
13 the capacitor to the constant current source network during the ramp mode of  
14 operation and changing the voltage on the capacitor away from the baseline level,  
15 and for uncoupling the second node of the capacitor from the constant current  
16 source network during the hold mode and recovery mode of operation; and

17 a second switch means responsive to the second input signal for connecting the second  
18 node of the capacitor to said return charge network during the recovery mode of  
19 operation to return the voltage on the capacitor to the baseline level, and for  
20 uncoupling the second node of the capacitor from the return charge network  
21 during the ramp mode and hold mode of operation.

1 2. A linear ramp generation circuit of claim 1, wherein the return charge network  
2 recharges the capacitor during the recovery mode of operation.

1 3. A linear ramp generation circuit of claim 1, wherein the return charge network  
2 includes an active-feedback circuit which implements an approximately second-order voltage  
3 response to the capacitor during the recovery mode of operation.

1 4. A linear ramp generation circuit of claim 1, wherein the output node is coupled to the  
2 second node of the capacitor through a composite amplifier including a FET pair and an op-amp.

1 5. A linear ramp generation circuit of claim 1, wherein the first node of the capacitor is at  
2 a circuit ground reference voltage.

1 6. A linear ramp generation circuit of claim 1, wherein the constant current source  
2 network includes an op-amp.

1 7. A linear ramp generation circuit of claim 1, wherein the first and second switch means  
2 are differential-paired transistors.

1 8. A linear ramp generation circuit of claim 1, wherein the return charge network  
2 includes an op-amp and an associated impedance feedback network.

1 9. A linear ramp generation circuit operating in a discharge mode, a hold mode, or a  
2 recovery mode, said circuit comprising:

3 a first input node and a second input node for receiving a first input signal and a second  
4 input signal, respectively;

5 an output node;

6 a constant current source network;

7 a recharge network having a first node and a second node, the first node of the recharge  
8 network connected to the output node;  
9 a capacitor having a first node and a second node, the first node of the capacitor being  
10 maintained at a circuit reference level, and the second node of the capacitor being  
11 coupled to the output node at least during the hold mode of operation;  
12 a first transistor switch responsive to the first input signal for connecting the second node  
13 of the capacitor to the constant current source network during the discharge mode  
14 of operation and for uncoupling the second node of the capacitor from the  
15 constant current source network during the hold mode and recovery mode of  
16 operation; and  
17 a second transistor switch responsive to the second input signal for connecting the second  
18 node of the capacitor to the second node of the recharge network during the  
19 recovery mode of operation and for uncoupling the second node of the capacitor  
20 from the second node of the recharge network during the discharge mode and hold  
21 mode of operation.

22 10. A linear ramp generation circuit of claim 9, wherein the recharge network includes an  
23 active-feedback circuit which implements an approximately second-order voltage response to the  
24 capacitor during the recovery mode of operation.

25 11. A linear ramp generation circuit of claim 9, wherein the constant current source  
26 network is a current sink for linearly discharging the capacitor during the discharge mode of  
27 operation.

28 12. A linear ramp generation circuit of claim 9, wherein the first node of the capacitor is  
29 at a circuit ground reference voltage.

1 ~~13. A linear ramp generation circuit of claim 9, wherein the first transistor switch and~~  
2 ~~second transistor switch are differential-paired transistors.~~

1 ~~14. A linear ramp generation circuit of claim 9, wherein the recharge network includes an~~  
2 ~~op-amp and an associated impedance feedback network.~~

1 ~~15. A linear ramp generation circuit of claim 9, wherein the output node is coupled to the~~  
2 ~~second node of the capacitor through a composite amplifier including a FET pair and an op-amp.~~

1 ~~16. A linear ramp generation circuit for operating in a ramp mode, a hold mode, or a~~  
2 ~~recovery mode, said circuit comprising:~~

3 ~~a first input node and a second input node for receiving a first input signal and a second~~  
4 ~~input signal, respectively;~~

5 ~~an output node;~~

6 ~~a current network providing a constant current;~~

7 ~~a return charge network having a first node connected to the output node and a second~~  
8 ~~node connected to a control node;~~

9 ~~a capacitor having a first node and a second node, the first node being maintained at a~~  
10 ~~circuit reference level, and the second node being coupled to the output node at~~  
11 ~~least during the hold mode of operation;~~

12 ~~a current steering element responsive to the first input signal for connecting the current~~  
13 ~~network to the second node of the capacitor during the ramp mode of operation~~  
14 ~~and for connecting the current network to a different node during the hold mode~~  
15 ~~and recovery mode of operation; and~~

16 ~~a transistor switch responsive to the second input signal for coupling the control node of~~  
17 ~~the return charge network to the second node of the capacitor during the recovery~~

18 mode of operation and for uncoupling the control node from the capacitor during  
19 the ramp mode and hold mode of operation.

1 17. A linear ramp generation circuit of claim 16, wherein the return charge network  
2 includes an active-feedback circuit for recharging the capacitor during the recovery mode of  
3 operation.

1 18. A linear ramp generation circuit of claim 17, wherein the return charge network  
2 implements an approximately second-order voltage response to the capacitor during the recovery  
3 mode of operation.

1 19. A linear ramp generation circuit of claim 16, wherein the current steering element  
2 includes differential-paired transistors.

Sub B4  
1 20. A method of sequentially operating a linear ramp generation circuit, said method  
2 comprising the steps of:  
3 upon the occurrence of a first input signal, discharging a capacitor having a first node and  
4 a second node from an initial baseline voltage level by connecting a constant  
5 current source network to the second node of the capacitor, said first node being  
6 maintained at a circuit reference level;  
7 upon the occurrence of a second input signal, disconnecting the second node of the  
8 capacitor from the constant current source network;  
9 maintaining the second node of the capacitor at a high impedance during a hold period  
10 after the occurrence of the second input signal;  
11 connecting the second node of the capacitor during the hold period to an output node;  
12 upon the occurrence of a third input signal, connecting the second node of the capacitor to  
13 a recovery network for recharging the capacitor back to the baseline voltage level;  
14 and

15 upon the occurrence of a fourth input signal, disconnecting the first node of the capacitor  
16 from the recovery network prior to a succeeding first input signal.

1     ~~21~~. The method of claim ~~20~~, further comprising the step of:  
2     upon the occurrence of the third input signal, coupling the second node of the capacitor  
3     through a composite amplifier including a FET pair and an op-amp.

Add AG

[illegible]